

Unbuffered divider.

Figure 1




Figure 2




Figure 3




Figure 4




Figure 5





Figure 6



Guard section
Deviation of the guard potential from ideal potential

Figure 7




Figure 8




Figure 9



PARAMETERS:

$C_g = 5n$
 $C_{sd} = 1.37p$
 $C_{sg} = 1.09p$
 $C_{si} = 2.49p$






Figure 10



Deviation of the guard potential from ideal potential

Figure 11



Cross-sectional view of four circuit boards in a divider stack

Figure 12




Figure 13

Divider board schematic




Figure 14

CIPE
JUL 09 2003
JC26 3926
PATENT & TRADEMARK OFFICE




Figure 15




Figure 16